

11/09/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT APPLICATION TRANSMITTAL



ASSISTANT COMMISSIONER OF PATENTS
Box Patent Application
Washington, D.C. 20231

Attorney Docket No. 20583.001
Prior Application Number: 08/835,339
Art Unit: 2739
Examiner: C. Lee
PTO Customer Number: unassigned



Sir:

Transmitted herewith for filing is a utility patent application of

Timothy Lee Erickson, 2208 Whyte Park Avenue, Walnut Creek, CA 94595

John Franklin Anthony Jurrius, 584 Turquoise Drive, Hercules, CA 94547

Lewis Clark McCoy, 3231 Vineyard, #5, Pleasanton, CA 94566

for: INTERCOM SYSTEM HAVING UNIFIED CONTROL AND AUDIO DATA TRANSPORT

ENCLOSED are the following:

1. Specification, abstract and claims of 23 Pages.
2. 7 sheets of formal informal drawings No drawings.
3. Declaration (original or copy) by the named inventor(s).
4. Preliminary Amendment
5. Information Disclosure Statement
6. Other:

NOTE the following:

7. Applicant is a small entity. Copy of Small Entity Statement enclosed – 50% Filing Fee Reduction (if applicable)
8. The prior application is assigned to Clear Com
9. This application is a:
 Continuation Divisional Continuation-in-Part (CIP) of Prior Application
Serial No. 08/835,339
- Filed: April 7, 1997
10. Priority of the following application(s) is (are) claimed under 35 U.S.C. 119:

Serial No.	Date Filed	Country	<u>Certified Copy of Priority Doc. Filed</u>	
			USSN or PCT#	Date

11. An Extension of Time is filed concurrently herewith for the parent application.
12. Cancel claims _____ prior to calculation of the filing fee.

FILING FEE: calculated below (after accounting for any preliminary amendment or claims cancellations if noted above):

<input checked="" type="checkbox"/>	Total Claims	2	Total Claims Subject to Fees: 0	\$
<input checked="" type="checkbox"/>	Independent Claims	2	Total Claims Subject to Fees:	\$
<input type="checkbox"/>	Multiple Dependent Claims			\$
<input checked="" type="checkbox"/>	Basic Filing Fee			\$710.00
<input type="checkbox"/>	Extension Fees			\$
	Sub-Total			\$710.00
<input type="checkbox"/>	Less Small Entity Fee Reduction			\$
<input type="checkbox"/>	Assignment Recordal Fees			\$
	Total Fees			\$710.00

Check(s) no. 473054 in the amount of \$710.00 is enclosed (must at least cover the basic fee). If no check or an insufficient check is enclosed and a fee is due herewith, the Commissioner is authorized to charge any fee or additional fee due in connection herewith to Deposit Account No. 03-3821, referencing Attorney Docket No. 20583.00111. A duplicate of this sheet is enclosed.

The Commissioner is hereby authorized to charge any additional fees (or credit any overpayment) associated with this communication and which may be required under 37 CFR § 1.16 or 1.17 to Deposit Account No. 03-3821, referencing Attorney Docket No. 20583.00111. A duplicate copy of this sheet is enclosed.

Respectfully submitted,



By: Doyle B. Johnson
Registration No.: 39,240

Date: November 7, 2000

Crosby, Heafey, Roach & May
Two Embarcadero Center, Suite 2000
P.O. Box 7936, San Francisco, CA 94120-7936
(415) 543-8700, (415) 391-8269 Fax

Certificate of Mailing by "Express Mail"

Express Mail Mailing Label Number: EL58334340US

Date of Deposit. November 7, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service By "Express Mail Post Office Addressee" Service under 37 CFR 1.19 on the date indicated Above and is addressed to the Assistant Commissioner for Patents, Washington, DC 20231

Nicole Broce
Name of Mailing Individual


Signature of Mailing Individual

INTERCOM SYSTEM HAVING UNIFIED CONTROL AND AUDIO DATA TRANSPORT

Timothy Lee Erickson
John Franklin Anthony Jurrius
Lewis Clark McCoy

1 CROSS-REFERENCE TO RELATED APPLICATIONS AND COPYRIGHT NOTIFICATION

2 This application depends for priority upon U.S. Provisional Patent Application Ser.
3 No. 60/042,965 filed on April 4, 1997, entitled INTERCOM SYSTEM HAVING UNIFIED
4 CONTROL AND AUDIO DATA TRANSPORT, and is a Continuation of U.S. Patent
5 Application Serial No. 08/835,339 entitled INTERCOM SYSTEM HAVING UNIFIED
6 CONTROL AND AUDIO DATA TRANSPORT. A portion of the disclosure of the parent
7 Provisional Patent Application contains material which is subject to copyright protection. The
8 copyright owners have no objection to the facsimile reproduction, by anyone, of the patent
9 document or the patent disclosure as it appears in the patent and trademark office patent file or
10 records, but otherwise reserve all copyright rights whatsoever.

11 FIELD OF THE INVENTION

12 The invention relates generally to multi-user intercom systems and, more specifically, to
13 an intercom system providing a fail-safe, redundant and scaleable architecture implemented with
14 digital Time Division Multiplexing technology for integrated audio and control data transport.

1 BACKGROUND OF THE INVENTION

2 Intercom systems provide communication between two or more remotely located
3 individuals. More advanced intercom systems provide conference-type communication,
4 simultaneously connecting several intercom stations so that several individuals can communicate
5 with groups and sub-groups of other system users.

6 Conventional conference-type intercom systems include a switch matrix, commonly
7 referred to as a crosspoint switch, which allows any user to communicate with any selectable mix
8 of the remainder of the users. Crosspoint switches are normally used instead of direct
9 point-to-point connections between source and destination equipment for all but the smallest
10 implementations. A thorough discussion of prior art crosspoint switching schemes can be found
11 in U.S. Patent No. 5,483,528 to Christensen, incorporated herein in its entirety by reference.

12 With crosspoint switches, all stations are connected directly to the crosspoint switch
13 matrix which makes connections between the sources and destinations internally. In order to
14 accommodate large numbers of switched audio channels, intercom systems typically distribute
15 the crosspoint matrix across a number of bussed circuit modules or cards. Each module typically
16 controls switch closures for connecting audio to or from a small group of intercom stations for
17 which it is responsible. Each module typically employs a small local computer whose duties
18 include, but are not limited to:

19 (a) Making and breaking audio crosspoint closures;
20 (b) Data communications with those intercom stations connected to it;
21 (c) Data communications with other matrix modules via a central data
22 communications controller.

1 A significant disadvantage of crosspoint switches is the geometrically increasing size and
2 cost of the switch matrix relative to the number of intercom users to be interconnected. For
3 example, although a four station matrix requires only 16 switches and an interconnect backplane
4 containing 4 circuit paths, a 100 station matrix requires 10,000 switches and dedication of 100
5 backplane circuit paths. Thus the available matrix-of-switches crosspoint topology is practical
6 only for relatively small systems.

7 Noise considerations also become more important as matrix-switch-based intercom
8 systems grow in size. Resistive summing of multiple analog sources into a common destination
9 results in signal-to-noise degradation. Driving multiple destinations from a single source
10 requires the addition of analog buffers to meet impedance-matching fanout requirements. These
11 buffers also degrade signal-to-noise performance.

12 Partially addressing these problems, the Christensen patent discloses a system which
13 interconnects intercom stations, making use of Time Division Multiplexing (TDM). In this
14 system, multiple audio signal sources (stations) are periodically sampled and digitized at a high
15 frequency and interleaved cyclically onto a parallel bus. At each destination (station) on the bus,
16 a receiver picks from the data stream the digitized samples associated with a given source or
17 combination of sources. It converts these signals to analog voltages and reconstructs the original
18 analog waveform or combination of waveforms by interpolating (integrating) between the
19 sequential samples taken from the bus.

20 Although TDM greatly improves the efficiency of audio transport in intercom systems,
21 traditional intercom systems (even the system disclosed in Christensen) suffer limitations in the
22 transport of the large volume of control data upon which intercom system operation depends.
23 Consider, for example, the requirement for any practical intercom system, that an audio
24 connection be established very quickly, and usually bi-directionally. Control messages must

1 pass between intercom stations over narrow bandwidth data channels, separate from the audio
2 channel, typically through an intermediary or central data communications controller to establish
3 the audio connection. The station initiating the conversation must notify the second station,
4 through the intermediary, that it desires to establish a talk-listen connection. The second station
5 then acknowledges the first station's request and replies with a request to establish its own
6 talk-listen connection, also through the intermediary processor. As system complexity and size
7 increase, the number of messages passed between stations escalates, and the limited bandwidth
8 of the data links, especially when implemented as serial data channels, tends to become a
9 bottleneck for data flow. If the intermediary processor and its communications links delay the
10 control message-passing to any great degree, the delay can become objectionable to users of the
11 intercom. The party attempting to initiate a conversation may begin to speak before the link is
12 established, causing the second party to receive a truncated, unintelligible message. The
13 common intercom topology employing serial control communications through an intermediary
14 processor, even including TDM-based audio signal transport, can be overwhelmed by the volume
15 of data transactions when an intercom system reaches a critical size.

16 Also, if the central communications processor malfunctions, the capacity for data
17 communication is lost and cannot be reestablished until the central processor is repaired or
18 replaced. Avoiding this failure mode by using redundant central communications processors
19 tends to be awkward and complicated.

20 An additional flaw in some available systems can be found in the use of the TDM bus for
21 transport of mixed and attenuated audio signals. This redundant use of the TDM bus narrows the
22 available bandwidth for more critical primary audio transport between stations and would
23 preferably be avoided.

1 Therefore, as demand grows for ever larger intercom systems, the industry needs a
2 mechanism which provides wider bandwidth data communications to support the increased
3 channel capacity of TDM audio transports. Preferably such a system would provide immunity
4 from catastrophic single-point failure without the appreciable complexity of redundant central
5 data communications processors.

1 SUMMARY OF THE INVENTION

2 To address the shortcomings of available crosspoint-based and TDM-based intercom
3 systems which use a central communications and control processor as an intermediary in the
4 transport of control signals between intercom stations, the present invention provides a network
5 of peer processor-controlled circuit modules comprising a plurality of processor circuit modules
6 connected to a common, time-division-multiplexed (TDM) bus, wherein bandwidth on the TDM
7 bus is shared between a digital audio data transport and an inter-processor control message.

8 In a preferred embodiment, each of the processor circuit modules includes a control data
9 communications circuit (CDCC) functioning as a communications co-processor and comprising
10 means for automating the transmission and reception of simultaneous variable-length control
11 messages among any number of the peer processor-controlled circuit modules using the TDM
12 parallel bus, means for interleaving the control message with the audio data on the TDM parallel
13 bus, and means for distributing the audio data and control data to a plurality of peripheral
14 equipment stations capable of generating and receiving audio and control data. Means for
15 providing automatic notification at every processor-controlled circuit module on the network
16 when any other processor-controlled circuit module connects to or disconnects from the network
17 is also provided for more rapid inter-processor communication

18 Although the modularity of this system may appear similar to available system designs
19 with respect to the fact that interconnected circuit modules each manage traffic to and from
20 groups of peripheral stations (such as intercoms), a fundamental distinction exists between this
21 implementation and those available, in that no central intermediary or processor controls the
22 overall system operation nor does any single processor or intermediary control data
23 communications among modules. The invention provides vastly increased data communications
24 bandwidth over the serial implementations previously employed by intercom systems, and

1 eliminates the risks of central processor failure in establishing and maintaining audio paths. This
2 new intercom system includes an audio signal attenuation and mixing scheme which does not
3 require mixed signals to re-enter the bus after attenuation and mixing is complete, thereby
4 allowing additional bandwidth for control and audio data transfer among intercom stations. A
5 primary advantage of the present invention is the high speed of control data transport among the
6 modules, as compared with existing serial data communications implementations employed in
7 existing intercoms.

8 Another advantage of the present invention is the economy of shared hardware resources
9 which manage both audio transport and data communications.

10 Another advantage of the present invention is the safety from catastrophic single-point
11 failure previously associated with a hierarchical communications scheme, i.e. a single central
12 communications and control processor over multiple slave controllers.

13 Still another advantage of the present invention is the small size of the system hardware.

14 Still another advantage of the present invention is the bus-independent attenuation and
15 mixing scheme provided.

16 Still another advantage of the present invention is the re-configurability of the intercom
17 system layout and features.

18 Yet another advantage of the present invention is the scaleable nature of the provided
19 architecture, providing the ability to interconnect over a thousand stations on a single distributed
20 system.

1 Another advantage of the present invention is the ability to integrate available digital
2 phone line technology to provide a geographically distributed, reliable intercom system to a large
3 group of users.

1 BRIEF DESCRIPTION OF THE DRAWINGS

2 The aforementioned advantages of the present invention as well as additional advantages
3 thereof will be more clearly understood hereinafter as a result of a detailed description of a
4 preferred embodiment of the invention when taken in conjunction with the following drawings in
5 which:

6 FIG. 1 is a simplified block diagram of the intercom system of the present invention;

7 FIG. 2 is a block diagram of a Matrix Card used in the intercom system of the present
8 invention;

9 FIG. 3 is a block diagram of a Configuration Card used in the intercom system of the
10 present invention;

11 FIG. 4 is a diagram of that portion of dual-port RAM used to provide data queues in
12 conjunction with the CDCC described below, in the intercom system of the present invention,
13 wherein lines 132, 134, and 136 provide interconnect to the CDCC block illustrated in FIG. 5;

14 FIG. 5 is a block diagram of the preferred Control Data Communications Circuit (CDCC)
15 employed on the Configuration Card of FIG. 2 and the Matrix Card of FIG. 2, wherein lines 132-
16 138 provide interconnect to the dual-port RAM portion illustrated in FIG. 4 and other resources
17 on the Matrix Card illustrated in FIG. 2;

18 FIG. 6 illustrates the manner in which Audio Data transport and Control Data
19 Communication share the TDM Time Frame in the system of the present invention;

1 FIG. 7 is a block diagram illustrating a preferred hardware audio circuit implemented in
2 an application specific integrated circuit on the Matrix Card of FIG. 2;

3 FIG. 8 illustrates a scaled architecture including a plurality of systems illustrated in
4 FIG. 1 interconnected to create a system having far greater user capacity while maintaining
5 optimal audio bandwidth.

1 DETAILED DESCRIPTION OF THE DRAWINGS

2 FIG. 1 provides a system-level block diagram of the intercom of the present invention.
3 TDM Data Bus 160 and TDM Control Bus 158 interconnect the cards in the intercom system
4 matrix rack. Sixteen-bit-wide TDM Data Bus 160 provides transport for audio among all Matrix
5 Cards 2 and provides inter-processor communication among all Matrix Cards 2 and the
6 Configuration Card 4. The only system card not attached to the TDM Data Bus 160 is the
7 primary clock card 8 which possesses neither intelligence nor communications capability.

8 TDM Control Bus 158 provides system-wide synchronized timing signals to all cards 2
9 and 4, thereby providing the foundation for data flow across TDM bus 160. TDM Control Bus
10 158 consists of Primary and Secondary (Backup) Clock Groups, generated respectively on the
11 Primary Clock Card 8 and the Configuration Card 4. Circuitry on the Configuration Card 4
12 continuously monitors the quality of signals in the Primary and Secondary Clock Groups and
13 arbitrates system use of these signals.

14 The presently preferred embodiment of the intercom system includes as many as
15 twenty-five Matrix Cards 2 and two hundred intercom stations 6, although a plurality of systems
16 may be linked, resulting in a much larger overall count of interconnected stations, in a manner
17 discussed below. The system illustrated in FIG. 1 includes "N" Matrix Cards 2, numbered for
18 reference from # 1 to #N. Eight intercom stations 6 may be connected to each Matrix Card 2 in
19 the presently preferred embodiment, but more may be accommodated in a manner depending
20 upon packaging constraints. It should be noted that stations 6 are denoted as intercoms because
21 these are anticipated as the most common audio and data peripheral equipment to be used within
22 the inventive system. However, any audio and/or data generating and/or receiving peripheral
23 may be used, e.g., telephones, control equipment, and satellite link-up equipment.

1 The Primary Clock Card 8 is the source of Primary TDM Clock and Synchronization
2 signals which are broadcast to all other cards in the system over the TDM Control Bus 158.
3 Configuration computer 70 is connected to Configuration Card 4 via an RS-232, Ethernet, or
4 compatible local connecting mechanism, providing a friendly interface to an intercom system
5 user for modifying system configuration and events.

6 FIG. 2 provides a block diagram illustrating relevant features of Matrix Card 2. Control
7 Application Specific Integrated Circuit (ASIC) 10 and Audio ASICs 140 are preferably very
8 large gate arrays or field programmable gate arrays (FPGAs), but possibly any other device(s) of
9 sufficient density and possessing a definable internal architecture. Taken together as a
10 subsystem, these ASICs provide the core functions required of a Matrix Card 2, providing the
11 audio and control data interface between eight intercom stations 6 and the TDM bus 160. As
12 similar control ASIC 610 resides on the Configuration Card 4, as shown in FIG. 3.

13 Referring to FIGS. 2 and 3, on both cards 2 and 4 non-volatile ROM blocks 202 provide
14 the code memory for a local microprocessor 30 and preferably comprises a flash-type memory to
15 allow remote code revision without memory device replacement. At system power-up, or
16 whenever a new Matrix Card 2 is hot-patched into a system under power, Matrix Card
17 configuration information is loaded into a configuration data volatile memory 204 (RAM) on
18 Matrix Card 2 Configuration Card 4. The loaded data describes for example, the function and
19 electronic labeling of distinct switches at intercom stations 6 connected to the newly connected
20 or newly powered-up Matrix Card 2, and the groupings of intercom stations 6 throughout the
21 system for ease of use by a plurality of users each having different communications needs for the
22 system. Control ASIC 10 implements the main interface and processing circuitry for audio and
23 control data flow between the Matrix Card 2 and the remainder of the system, including audio
24 ASIC interface block 211, CODEC timing block 212, frame and station service request block
25 213, I/O decode block 214, Control Data Communications Circuit (CDCC) block 100, data

1 routing block 216, and dual-port RAM address control timing block 217. A detailed block
2 illustration of preferred Control Data Communications Circuit (CDCC) 100, used on Matrix
3 Card 2 and Configuration Card 4, and implemented in control ASICs 10 and 610 (along with
4 additional circuitry not shown) is shown in FIG. 5. Other circuitry, some of which is common to
5 all types of embedded control applications, needs no further amplification here.

6 Configuration Card 4 provides several important system functions, but is preferably
7 neither a repository of central control nor an arbiter of communications over other system cards.
8 Its primary functions are to:

9 (a) provide (preferably multiple sets of) globally accessible configuration data for all
10 system parameters;

11 (b) provide Secondary Clock Group signal generation

12 (c) monitor Primary and Secondary Clock Group signal quality

13 (d) dictate system-wide choice of Primary or Secondary Clock Group signals;

14 (e) communicate with Configuration PC 70 to acquire new system configuration data
15 and log system events;

16 (f) provide miscellaneous system monitoring functions, such as temperature
17 measurement and alarm monitoring;

18 (g) provide real-time clock maintenance by utilizing clock arbitration block 218 and
19 clock generation block 219 in combination with reference clock 220.

20 The reader should note that Configuration Card 4 need not be present in an operating
21 intercom system to send audio or control messages from one Matrix Card 2 to another. The
22 intercom system will continue to operate without any interruption in audio transport or

- 1 interruption in the capacity to make and break connections between stations even if the
- 2 Configuration Card 4 is unplugged during system operation.

3 As the Control Data Communication Circuit (CDCC) 100 in Control ASICs 10 and 610 is
4 common to the core logic on the Matrix Card 2 and the Configuration Card 4, we will begin with
5 a discussion of this important topic.

6 Referring to FIG. 5, fundamental to the present invention's inter-card data
7 communications is the Control Data Communications Circuit (CDCC) 100. CDCC 100 resides
8 in the control ASICs 10 and 610 on all Matrix 2 and Configuration 4 Cards, respectively. Both
9 Matrix Card 2 and Configuration Card 4 will be collectively referred to as "cards" for the
10 remainder of this discussion, since for the purposes of this discussion the CDCCs on both card
11 types possess, by design, much of the same hardware, are driven by similar communications
12 software, and exhibit substantially identical behavior. CDCC 100 automates multiple
13 variable-length block data transfers simultaneously among any number of these cards on the
14 TDM Data Bus 160, thereby relieving the system of the requirement for a centralized,
15 intermediary processor. CDCC 100 comprises transmitter and receiver sections which interface
16 to a single source (transmit) queue 205 in dual-port RAM 20 local to the same card and a
17 plurality of destination (receive) queues 210, also in dual-port RAM 20.

18 As a control-message source, the transmit portion of each CDCC 100 in the intercom
19 system may specify either a unique destination card receiver (which may even be the receiver on
20 the transmitting card itself) or a global (multi-card) destination for a given message. The
21 receiver portion of each CDCC 100 automatically acquires all control-messages for which it is
22 the intended recipient, even when a plurality of cards simultaneously send it messages. This
23 network implementation results in the transport of multiple simultaneous control messages
24 without contention for hardware resources unlike existing serial communications

1 implementations. The intercom incurs no software arbitration overhead since the protocol is
2 almost entirely implemented in hardware; the CDCC receiver portion is not overloaded even if it
3 simultaneously receives control-messages from every card in the intercom system since it has a
4 separate receive queue 210 for each possible message source.

5 A CDCC 100 manages the movement of blocks of data among multiple cards 2 and 4
6 using a portion of the bandwidth (refer to FIG. 6) of the TDM Data Bus 160. Each CDCC
7 contains transmitter and receiver components whose common timing elements are synchronized
8 by TDM frame synchronizing signals. (For the sake of brevity, source and destination
9 components of CDCCs will be referred to as labeled in FIG. 5; the reader should understand that
source and destination components are included on all CDCCs.)

10
11 In moving variable-length data blocks, each card's local microprocessor 30 and the
12 CDCC 100 both access data queues from opposite sides of shared dual-port RAM 20. In sending
13 a message, the microprocessor 30 stores data to a transmit (XMIT) queue 205. The CDCC
14 transmitter automatically reads queue 205 and dispatches appropriately-timed data onto TDM
15 bus 160 from it. Upon completion, the CDCC 100 transmitter portion interrupts the source card
16 microprocessor 30 to indicate the availability of transmit queue 205 for the next message.
17 CDCC receiver circuitry at the destination card automatically recognizes all data for which it is
18 the intended recipient and places each incoming TDM datum into the receive queue 210 in
19 dual-port RAM 20 associated with the address of the transmitting CDCC. After receiving a
20 complete message, the destination CDCC interrupts its local microprocessor 30, which reads an
21 internal register in the CDCC indicating which receive queue(s) contain(s) the new message(s).

22 Describing the process of sending a control message to a destination card in greater
23 detail, the microprocessor 30 at the source card 2 or 4 performs three steps : First, the
24 microprocessor 30 loads a variable-length message into the region in the dual-port RAM 20

1 reserved to hold the CDCC's transmit queue 205, and retains the location of the last message
2 word (offset address from start-of-queue) through the second step, below; Second, the source
3 microprocessor 30 writes the destination card's identity (address) in its Destination Address
4 Register 110; Third, the source microprocessor 30 establishes the size of the variable-length
5 message to be sent by specifying to its CDCC transmitter the location of the highest numbered
6 data word in its transmit queue 205. This third step is accomplished by loading the offset of the
7 last message word (retained from the first step, above) into its CDCC's Word-In-Queue Register
8 112. The CDCC's transmit hardware portion offsets the base address of its transmit queue 205
9 with the Word-In-Queue Register 112 and uses that combined address to fetch the
10 (highest-numbered) first word of the message from its own transmit queue 205 in dual-port RAM
11 20. As the message is sent, the Word-In-Queue is regenerated at the receiver (described below)
12 and the receiver uses this address offset to place the message data into the same-numbered
13 location(s) in its receive queue 210. In loading its Word-In-Queue Register 112, the source
14 microprocessor 30 triggers the process whereby the CDCC 100 transmit hardware portion
15 automatically dispatches the message, one word per TDM frame, onto TDM bus 160 without
16 further microprocessor 30 intervention. CDCC 100 transmitter hardware portion then
17 concatenates the address byte from the destination CDCC's Address Register 110 with the
18 Word-In-Queue Register 112 to form a Composite Destination Address Word 163, which is
19 broadcast on TDM data bus 160 during the first time-slot of the time-slot pair assigned to the
20 source card (based on the card's system address). Reference to FIG. 6, below, provides slot-pair
21 structure details.

22 During each TDM frame, each CDCC 100 drives the TDM bus 160 during a particular,
23 pre-designated time-slot pair determined by the source microprocessor's unique system address
24 stored at register 133. As illustrated in FIG. 6, the first time-slot within the slot pair contains the
25 source CDCC's Composite Destination Address Word 163, which includes both the Destination
26 Card Address in the high byte 162 of the Composite Destination Address Word 163 and the

1 Word-In-Queue address at low byte 164 of the Composite Destination Address Word 163.
2 During the second time-slot of the pair, designated the Control Data Word Time-Slot 166, the
3 source CDCC places a control data word from it's transmit queue 205 onto TDM bus 160.
4 Down-counter 114 automatically decrements Word-In-Queue Register 112 as each successive
5 word of control data is transmitted. After sending the last word of the control message, in
6 successive data frames, the source CDCC recognizes that Word-In-Queue Register 112 has
7 decremented through zero and generates an interrupt (IRQ) to notify its microprocessor 30 that
8 its transmit queue 205 is empty and available for the next message.

9 After transmit queue 205 is emptied, and until local microprocessor 30 gives the CDCC
10 transmitter hardware portion new data to transmit along with a new destination address, the
11 CDCC transmitter hardware portion remains in an Idle state. While Idle, the CDCC transmitter
12 hardware portion continues to drive TDM bus 160 within its assigned time-slot pair with a
13 Composite Destination Address Word 163 that points to a non-existent destination card, but
14 identifies this CDCC's card 2 or 4 as active in the intercom system. In fact, each card active on
15 the intercom system's peer network transmits a Composite Destination Address Word 163 during
16 the first time-slot of the time-slot pair assigned to that card on the basis of its unique system
17 address, without regard to whether it is in an Idle state. The contents of this word is always
18 distinguishable from the state of the undriven bus; every card's CDCC-100 receiver hardware
19 portion inspects the contents of TDM bus 160 during all such time-slots and thereby determines
20 which other cards 2 or 4 are connected to the network without polling the network for resident
21 cards. The inventive CDCC 100 takes advantage of this fact by mapping the connection state of
22 each card in the system to a bit in the multiple-word Card Population Register 120. Each card's
23 CDCC provides additional circuitry which detects changes in the connection status of cards and
24 generates a microprocessor 30 interrupt (IRQ) when any card joins or leaves the intercom
25 system.

When the hardware receiver portion at the destination CDCC 100 recognizes its own address in the Destination CDCC Address field of a Composite Destination Address Word 163 at comparator 140, or recognizes a global message address at comparator 141, it accepts the word placed in the next time-slot on the TDM bus as message data intended for itself. The CDCC's Receiver Address Generator 142 determines which receive queue 210 will receive the new data, having derived the address of the source from observation of the time-slot during which the matching Composite Destination Address Word 163 was received. Data received from card 1 is routed to queue 1, etc. The receiver CDCC places the data in a location in that queue specified by the Destination Word-In-Queue field of the Composite Destination Address Word 163. For example, data received from the source card's transmit queue 205 word number 17 is routed to the appropriate receive queue 210 word number 17, etc. When the destination CDCC recognizes that the incoming Word-In-Queue field has finally decremented to zero, indicating the reception of the last data word, it interrupts its local microprocessor 30, and indicates by means of the Frame and Station Service Request block 213 which receive queue 210 contains the new message.

Turning next to the manipulation of audio signals and referring to FIG. 2, the Matrix Card 2 core logic subsystem acquires, from the encoder sections of serial CODECs 50, bit streams representing audio signals from each of the intercom stations connected to its Matrix Card 2. It should be noted that the preferred system includes a single, dual-use CODEC 50 for every two intercom stations 6. The core logic synchronously converts this audio signal data to a form which it places on TDM bus 160 during a specific group of audio time-slots, based on the card's physical location (address) in the intercom rack, as illustrated in FIG. 6. Each card in turn places its group of digitized audio samples onto the TDM bus. From these data, all cards can sample any of two hundred channels of interest in a fully populated system.

1 The Matrix Card 2 core logic subsystem connects audio sources on TDM bus 160 to each
2 of eight local station destinations 6, as if connected through a crosspoint switch. However, in
3 this implementation the "switch" possesses faders (not shown) at the input to every crosspoint, a
4 concept termed Variable Listen Levels. In other words, the core logic of Matrix Card 2 enables
5 each destination station 6 to receive audio from any conceivable mix of the stations which
6 communicate through the Matrix Cards 2 in the intercom system to TDM bus 160, as if
7 connected by a crosspoint switch. However, by means of Variable Listen Levels in the current
8 invention, each station's audio contribution can be individually adjusted relative to that of the
9 other stations in the mix. This feature is useful in establishing a hierarchy of users, where some
10 important user, perhaps a director or producer, needs to be monitored at a higher level than other
11 audio sources, yet not completely kill the other sources in the mix. An intercom user may also
12 employ Variable Listen Levels to boost the level of a soft speaker (or attenuate a loud one)
13 relative to other users of the intercom, by means of depressing a key (not shown) on intercom
14 station 6. Variable Listen Levels enables the current invention to provide a unique related
15 feature, called Psycho-acoustic Level Control. This term applies to the situation in which the
16 user of an intercom who wishes to boost the level of a particular station eventually runs out of
17 gain because of an exceptionally weak audio signal on the channel of interest. In the current
18 invention, when no additional boost is available to listen to a particular channel, successive
19 key-presses intended to raise the volume of a desired signal instead automatically attenuate the
20 other signals in the mix. This gives the user the impression of increasing the loudness for the
21 channel of interest. To accomplish this mixing of audio with Variable Listen Levels, the core
22 logic of Matrix Card 2 possesses eight identical audio acquisition circuits providing audio to a
23 destination station connected to a Matrix Card 2 (refer to FIGS. 2, 6, and 7). Circuitry in the
24 Control ASIC 10 portion of the core logic simultaneously fetches an audio sample from the
25 TDM bus and attenuation data from dual-port RAM 20, during each of the two hundred audio
26 data slot-times in the TDM frame illustrated in FIG. 6. The attenuation data across lines 704 and
27 audio sample across lines 706 meet at an attenuator circuit 702 shown in FIG. 7, where the

1 attenuation data effectively provides the connection for a particular channel of audio data to the
2 destination station, as follows: If the attenuation data indicates infinite attenuation, the TDM
3 data from that source station is not connected to the destination station; if the attenuation data
4 indicates no attenuation, then the station currently being sampled is mixed in at full volume;
5 other attenuation values provide for variable amounts of the source signal to be passed into the
6 mix of signals. After attenuation, whatever remains of a station's audio sample next passes to an
7 accumulator 708 which arithmetically sums two-hundred sequential values at its input. Most of
8 these values are zero under normal circumstances, since the user rarely desires to simultaneously
9 listen to two-hundred stations. Attenuator 702 provides several bits of headroom to allow for the
10 occurrence of out-of-range sums without numeric wrap-around. Clipper 710 cleanly removes
11 these bits. The bulk of the remainder of the logic relating to the audio deals with synchronizing
12 the serial interlaced bit streams from the audio CODECs 50 with the ongoing TDM activity.

13 Referring next to FIG. 8, a large-scale system architecture is provided, comprising a
14 plurality of the systems 1 shown in FIG. 1 interconnected either locally or across long distance
15 spans using digital telephone line connections, such as T-1 telephone lines. The plurality of
16 systems are preferably interconnected by substituting a system interconnect card 11 for one
17 Matrix Card 2 in a central system. Instead of connecting to up to eight intercom stations 6 (as
18 would a Matrix Card 2), interconnect card 11 connects to up to eight additional intercom systems
19 1, each potentially having its own interconnect card 11 which may connect to still additional
20 systems 1. While interconnect cards 11 are very similar to Matrix Cards 2 described above, there
21 are minor distinctions intended to deal with system addressing which will be understood by those
22 skilled in the art to which the present invention pertains.

23 While the present invention has been described with reference to certain preferred
24 embodiments, those skilled in the art will recognize that various modifications and other
25 embodiments may be provided. These other embodiments are intended to fall within the scope

1 of the present invention. For example, larger system bus widths may be utilized to increase
2 system throughput and are clearly within the scope and spirit of this description. Similarly,
3 alterations may be made to the layout of CDCC 100 without sacrificing the ability to transport
4 control data from peer to peer in the intercom system without utilizing a single intermediary
5 processor. In addition, the control data transport mechanism of the described intercom system
6 may be incorporated into other electronic systems wherein high speed control communication is
7 desired or necessary. Accordingly, all such modifications and additions are deemed to be within
8 the scope of the invention which is to be limited only by the claims appended hereto.

9 CLAIMS

10 What is claimed is:

- 11 1. An intercom system for transferring audio information and data information
12 among a plurality of users, the intercom system comprising:
 - 13 a common, time-division-multiplexed parallel bus;
 - 14 a plurality of circuit modules connected to the bus, each one of the circuit modules being
15 connected to at least one peripheral station for control message and audio data interface between
16 the peripheral stations and the bus;
 - 17 each circuit module having a control data communication circuit having a receiver and a
18 transmitter, the transmitter having assigned transmit time slots for transferring control messages
19 onto the bus, the transmitter being configured for transmitting, in successive time slots, data
20 identifying a unique address, each receiver being configured for distinguishing the address data
21 received on the bus during a designated receive time slot for automatically determining which of
22 the circuit modules is a source of a control message datum.

- 23 2. An intercom system for transferring audio information and data information
24 among a plurality of users, the intercom system comprising:

1 a common, time-division-multiplexed parallel bus;
2 a plurality of matrix cards connected to the bus, each matrix card having at least one
3 intercom station connected to it for audio and control data interface between the stations and the
4 bus;
5 each matrix card having a control data communication circuit having a receiver and a
6 transmitter, the transmitter having assigned transmit time slots for transferring data onto the bus,
7 the transmitter being configured for transmitting; in successive time slots, data identifying a
8 unique address, each receiver being configured for distinguishing the address data received on
9 the bus during a designated receive time slot for automatically determining which matrix cards
10 are connected to the bus.

11

INTERCOM SYSTEM HAVING UNIFIED CONTROL AND AUDIO DATA TRANSPORT

Timothy Lee Erickson
John Franklin Anthony Jurrius
Lewis Clark McCoy

1 ABSTRACT

2 An intercom system utilizing peer-to-peer computer network hardware that shares
3 bandwidth between digital audio transport and inter-processor data communications on a
4 common time-division-multiplexed (TDM) parallel bus. The system hardware automates
5 symmetric, simultaneous, variable-length data block transfers among all of the microprocessor-
6 controlled cards in the system. These cards communicate without intervention by or assistance
7 from a central controller or intermediary communications processor, thereby improving system
8 throughput and reliability and decreasing system complexity. An additional benefit of the
9 communication scheme employed herein is that all system cards automatically track changes in
10 the population of other cards in the system. The intercom system described employs a
11 Configuration Card connected to a configuration computer to provides the system supervisor
12 with the ability to quickly configure the system for a particular use without altering the system's
13 hardware configuration.




FIG. 1




FIG. 8




FIG. 2




FIG. 3

FIG. 4




FIG. 5

FIG.
5A
FIG.
5B




FIG. 5A





FIG. 5B

AUDIO DATA AND CONTROL DATA SHARING COMMON TDM RESOURCES



6
FIG.

**COMBINED DECLARATION FOR PATENT APPLICATION
AND POWER OF ATTORNEY**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

INTERCOM SYSTEM HAVING UNIFIED CONTROL AND AUDIO DATA TRANSPORT

the specification of which (check one) _ is attached hereto or X was filed on April 7, 1997 as Application Serial No. 08/835,339 and was amended on (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)	<u>Priority Claimed</u>		
	<u>Yes</u> <u>No</u>		
Number	Country	Day/Month/Year Filed	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

60/042,965

Application Ser. No.

April 4, 1997 Pending

Filing Date

Status: Patented, Pending, Abandoned

I HEREBY APPOINT THE FOLLOWING AS MY ATTORNEYS WITH FULL POWER OF SUBSTITUTION TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT OFFICE CONNECTED THEREWITH: Malcolm B. Wittenberg, Registration No. 27,028, Nathan P. Koenig, Registration No. 38,210, Adam H. Tachner, Registration No. 40,343, and Vincent E. Duffy, Registration No. 39,964.

Send correspondence to:

Adam H. Tachner, Esq.
Crosby, Heafey, Roach & May
1999 Harrison Street
P.O. Box 2084
Oakland, California 94604-2084
Telephone: (510) 763-2000
Facsimile: (510) 273-8832

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor Timothy Lee Erickson

Inventor's signature Timothy Lee 11/17/97


Date

Residence 2208 Whyte Park Avenue, Walnut Creek, CA 94595

Citizenship U.S.A.

Post Office Address 2208 Whyte Park Avenue, Walnut Creek, CA 94595

Full name of second joint inventor, if any, John Franklin Anthony Jurrius


Inventor's signature  Date 11/17/97

Residence 584 Turquoise Drive, Hercules, CA 94547

Citizenship U.S.A. Canadian

Post Office Address 584 Turquoise Drive, Hercules, CA 94547

Full name of third joint inventor, if any, Lewis Clark McCoy

Inventor's signature  Date 11/17/97

Residence 3231 Vineyard, #5, Pleasanton, CA 94566

Citizenship U.S.A.

Post Office Address 3231 Vineyard, #5, Pleasanton, CA 94566

4095981